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Abstract: Optical logic gates are elementary components for optical network and optical computing.  
In this paper, we propose a structure for AND, NAND, XNOR and NOR logic gates in the two 
dimensional photonic crystal which utilizes the dispersion based self-collimation effect. The 
self-collimated beam is splitted by the line defect and interfered with other self-collimated beam. This 
interference may be constructive or destructive based on their phase difference. This phenomenon is 
employed to realize all-optical logic gates. The gates are demonstrated numerically by computing 
electromagnetic field distribution using the finite difference time domain (FDTD) method. The 
results ensure that this design can function as AND, NAND, XNOR and NOR logic gates. The size 
of the structure is about 10 μm×10 μm which in turn results in an increase in the speed and all the 
gates are realized in the same configuration. The ON-OFF contrast ratio is about 6 dB. 
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1. Introduction 
The development of the all-optical technology is 
vital to realize the future telecommunication 
network and optical computer, where all the 
functions could be carried out in the optical domain. 
All-optical logic gates are the key elements in 
optical digital information processing. Ultrafast 
optical AND gate devices have been proposed to 
increase the bit rate of an optical transmission 
system and to realize an optical time division 
demultiplexer [1]. In an optical packet switching 
network, the photonic routers are expected to handle 
XOR operations for optical label swapping and 
header reconfiguration [2, 3]. So the realization of 
various logic operations for ultrafast signals is 
essential for future applications. Recently, some 
works were reported on all-optical logic circuits. But 
most of the reported works suffered from some 
certain fundamental limitations including big size, 
low speed and the difficulty in performing 
chip-scale integration. In the literature, some 
schemes of all-optical logic gates were reported by 
use of nonlinear effects in optical fibers [4–6], in 
semiconductor devices [7–11], and in waveguides 
[12–14].  
Photonic crystal (PhC) structures have been 
extensively studied recently because of their unique 
properties such as compactness, high speed, low 
power consumption, better confinement and the 
promise in photonic integrated circuits [15, 16]. PhC 
is a kind of nanostructures with a periodic 
modulation of the permittivity.  Logic functions 
based on the photonic crystal can be realized by   
nonlinear effects [17], ring resonator [18], and 
multimode interference [19]. These require 
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significant amount of the power for the nonlinear 
material, long interaction length and two different 
wavelengths for probing and input signals. The 
complex spatial dispersion property of the 
self-collimation effect in the PhC provides a 
mechanism to employ logic functions. In our 
previous work [20], OR and XOR logic functions 
were realized by applying only two input signals. In 
this paper, we propose other logic gates AND, 
NAND, XNOR, and NOR by applying the reference 
signal along with input signals with the same 
wavelength. Its configuration is simple and compact. 
The paper is organized as follows: in Section 2, 
the self-collimation effect and band diagram of the 
proposed structure is explained; the structure of 
logic gates and optimum values are described in 
Section 3; in Section 4, the operation of logic gates 
on the platform of two dimensional (2D) PhC is 
investigated; the conclusions are drawn in Section 5. 
2. Self-collimation effect and band 
diagram 
One of the interesting confinement mechanisms 
of light guiding in the photonic crystal is self- 
collimation effect. It exploits the spatial dispersion 
properties of Bloch waves to achieve the 
electromagnetic wave without diffraction. It retains 
spatial width confinement without the line defect 
waveguide or nonlinearities [21]. The shape of the 
PhC dispersion surface is an essential feature for 
determining the self-collimation. This can be 
optimized and manipulated by lattice symmetry, 
material parameters and the geometry shape of the 
constituents. 
A square lattice of the dielectric rod based 2D 
silicon PhC structure is considered here. The 
permittivity (εr) and the refractive index of the 
silicon rods are 11.97 and 3.46, respectively. The 
radius of the host rod (r) is taken as 105 nm. The 
most notable specification of the PhC is its photonic 
band gap. In the photonic band gap, the light with 
certain range of frequencies is not permitted to 
propagate inside the crystal. Using the plane wave 
expansion (PWE) method, the energy band diagram 
and equifrequency contour (EFC) for E-polarized 
mode-electric-field is calculated and demonstrated 
in Figs. 1(a) and 1(b). This field is parallel to the 
axes of the rod. 
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Fig. 1 Band structure and contour map: (a) band diagram of 
the square lattice PC structure for E-polarized mode and (b) 
equifrequecy contours of the PhC dispersion surface in the first 
Brillouin zone. 
In the band diagram, x axis is divided into 
regions representing the line segments connecting 
the Γ−Χ−Μ−Γ points in the wave vector space 
corresponding to (0, 0), (√2π/a, 0) and (√2π/a, 
√2π/a), respectively. In the EFCs, the curves of the 
frequencies around 0.194(a/λ) can be identified as 
squares with round corners centered at M point, 
where λ is the wavelength of the incident radiation 
whose value is 1555.1 nm. In the flat square, the 
direction of light propagation in the PhC is identical 
to the direction of the group velocity given by 
g k ( )v ω k  , where ω(k) is the optical frequency at 
the wave vector k. It means that the group velocity is 
perpendicular to the EFCs, and the waves are 
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collimated. Hence, the self-collimation phenomenon 
occurs, when the E-polarized light of the frequencies 
around 0.194(a/λ) propagates along the Γ-M 
direction. 
3. Structure of logic gates and its 
optimum value 
Figure 2(a) exemplifies the 2D PhC lattice used 
for designing logic gates. The circles represent the 
silicon rods whose radii are 105 nm. The distance 
between two rods which is known as the lattice 
constant “a” is 302 nm. In this structure two line 
defects are created by reducing the radius of 15 rods 
in the Γ-X direction, and the distance between them 
is “10a”. When the self-collimated beam is incident 
on the line defect, it is partially reflected and 
partially transmitted. The power splitting ratio at the 
line defect and phase difference between the 
transmitting and reflecting signals are depending on 
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Fig. 2 Logic gate structure and power ratio: (a) the proposed 
structure of logic gates and (b) the normalized transmitted 
power and reflected power with respect to the defect rod radius. 
From Fig. 2(b), it is evident that when the radius 
(rd) of the defect rod radius is 83 nm, the 
transmitting power and the reflecting power are 
divided equally. If the radii of the defect rods are 
greater than those of host rods, the phase difference 
between the transmitting signal and the reflecting 
signal is “–π/2”, whereas if it is less than those of 
host rods, the phase difference is “π/2” [22]. 
The amplitudes of the transmission signal and 
the reflection signal are eiθ/√2 and ei(θ+π/2)/√2, 
respectively.  When two self-collimated signals 
with appropriate phase difference are introduced at 
the line defect, these signals are interfered either 
constructively or destructively. The intensities of 
constructive and destructive signals are 2|uE|2 and 0, 
respectively, where E represents plane wave and u is 
a periodicity function of the PhC. 









uE θT                (2) 
where R12 is the reflected input signal 1 at line defect 
2, and T22 is the transmitted input signal 2. The 
resultant signal at the output port is a linear 
combination of the reflected beam and transmitted 
beam, expressed as 
i( + ) i
12 22= + = (e +e )2
θ π θuEO R T ,        (3) 
and its corresponding intensity is 
2
2 i( + ) i= = (e +e )
2
θ π θuEI O .        (4) 
4. Operation of logic gates on the 
platform of the 2D PhC  
To demonstrate the functions of logic gates, the 
numerical experiment is performed. Two Gaussian 
TM polarized input optical signals (I1 and I2) are 
launched at the line defect 1, and the reference 
optical signal (Iref) is launched at the line defect 2. 
The wavelength of the input and the reference 
signals is set to be 1555.1 nm. The path lengths of 
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the input signal and reference signal are equal in 
length. The reflected input beams I1 & I2 and 
transmitted reference beam Iref are interfered at the 
line defect 2. This interference is either constructive 
or destructive according to their phase difference. 
The destructive output signal is taken out from the 
face 2.  
For AND logic simulation, the input signals I1 & 
I2 and reference intensities Iref are taken as 2I0 and  
0.5I0, respectively. Input and the reference signals 
are interfered constructively or destructively at the 
line defect 2. The destructive interfered signal is 
consider as an output at the output port A. When 
none of the input signal is given, only Iref (0.5I0 ) is 
incident on the line defect 2, and it is divided equally. 
So the output intensity is “0.25I0”. If any one of the 
inputs is high, the input signal (2I0) is divided 
equally as the transmitted and reflected beams by 
the line defect 1. The reflected input beam (I0) will 
be incident on the line defect 2. In this line defect 2, 
the reflected input is again divided and interfered 
with the transmitted reference beam. It is found that 
the output intensity is “0.25I0”. When both the input 
signals are applied, the reflected beam from the line 
defect 1 is 2I0.  At the second line defect, the 
reflected input beam (I0) destructively is interfered 
with the transmitted reference beam (0.5I0), and the 
output is “0.75I0”. The field distribution at the 
steady state operation of the AND logic gate is 



















Fig. 3 Electromagnetic field distribution for the AND logic: (a) both inputs are low, (b) any one of the inputs is high, and (c) both 
inputs are high. 
In the NAND gate analysis, input and reference 
signals are set as I1= I2= Iref =2I0, and the behavior of 
the NAND logic gate is shown in Fig. 4 for various 
input combinations. When none of the input signals 
is given, Iref (2I0) is incident on the line defect 2. The 
transmitted signal of the reference signal “I0” is 
considered as the output. If any one of the signals is 
high either 01 or 10, the partially reflected input 
beam (0.5I0) is destructively interfered with the 
transmitted reference signal (I0) at the line defect 2, 
and the resultant output is “0.5I0”. If both the inputs 
are high, the output is zero since reflected input 
signals (I0) are destructively interfered with the 



















Fig. 4 Electromagnetic field distribution for NAND logic: (a) both inputs are low, (b) any one of the inputs is high, and (c) both 
inputs are high. 
In the case of the NOR logic operation, the 
intensities of input and the reference signals are I1= 
I2 = Iref= I0. When both the input signals I1 and I2 are 
excited simultaneously, the partially reflected input 
beams (0.5I0) are destructively interfered with the 
transmitted reference signal (0.5I0) at the line defect 
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2, and the output is “0”. If none of the inputs is 
applied, the transmittance reference signal is taken 
as the output, and its value is “0.5I0”. If any one of 
the input signals is incident, the reflected input beam 
(0.25I0) is interfered with the transmitted reference 
signal (0.5I0), and the output is “0.25I0”. Figure 5 
shows the electromagnetic field distribution of 



















Fig. 5 Field distribution for NOR logic: (a) both inputs are low, (b) any one of the inputs is high, and (c) both inputs are high. 
The operation of the XNOR logic gate is 
explained as follows: input signals and the reference 
signal are taken as 2I0 and I0, respectively. When 
both the input signals I1 and I2 are low, only the 
reference signal is divided at the line defect 2, and 
the transmittance reference signal “0.5I0” is 
considered as the output. If both the signals are high, 
the input signals (I0) are interfered with the reference 
signal (0.5I0) at the second line defect. The intensity 
of the output signal is “0.5I0”. When any one of the 
inputs is high, the output is “0”. Figure 6 shows the 
steady state field distribution of the XNOR gate for 



















Fig. 6 Electromagnetic field distribution for XNOR logic: (a) both inputs are low, (b) any one of the inputs is high, and (c) both 
inputs are high. 
Numerically simulated output signal levels for 
all the proposed logic gates are shown in Table 1. 
The output values of logic gates can be standardized 
using the threshold limiter which suppresses “0” 
level signals and stabilizes fluctuations of “1”    
Table 1 Output signal level for proposed gates. 
Input AND NAND XNOR NOR 
00 0.25I0 (0) I0(1) 0.5I0 (1) 0.51I0(1) 
01 0.24I0 (0) 0.5I0 (1) 0.095(0) 0.25I0 (0)
10 0.24I0 (0) 0.5I0 (1) 0.01 (0) 0.25I0 (0)
11 0.75I0 (1) 0.09I0 (0) 0.5I0 (1) 0 (0) 
 
level signals. 
The ON-OFF contrast ratio of the gates is 
defined as the logarithmic ratio of the ON and OFF 
power level. The contrast ratios for the exact 
simulated value are tabulated in Table 2. 
Table 2 ON-OFF contrast ratio for various logic gates. 









A versatile all-optical logic gate based on the 
self-collimation effect in two dimensional photonic 
crystals is proposed. Numerical simulations are 
demonstrated successfully by using the finite 
difference time domain (FDTD) method which 
shows that the structure performs AND, NAND, 
XNOR and NOR logic functions. The designed 
structure can perform the logic gate functions in the 
same configuration only by adjusting the input 
power levels. It has simple geometric and clear 
operating principle. It operates at the optical 
communication wavelength of 1.5551 μm and its 
ON-OFF contrast ratio is about 6 dB. Because of the 
compactness, this device is suitable for optical 
computing and photonic integrated circuits. 
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